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Abstract
The controlled-not gate and the single qubit gates are considered elementary gates in
quantum computing. It is natural to ask how many such elementary gates are needed
to implement more elaborate gates or circuits. Recall that a controlled-U gate can
be realized with two controlled-not gates and four single qubit gates. We prove that
this implementation is optimal if and only if the matrix U satisfies the conditions
trU 6= 0, tr(UX) 6= 0, and detU 6= 1. We also derive optimal implementations in
the remaining non-generic cases.
1 Introduction
It was shown in the seminal paper [1] that any unitary 2n × 2n matrix
M can be realized on a quantum computer with n quantum bits by a finite
sequence of controlled-not and single qubit gates. We will refer to controlled-
not and single qubit gates as elementary gates. It is natural to ask how
many elementary gates are necessary and sufficient to realize a given unitary
matrix M . Answering such questions is a notoriously difficult task.
It was shown in [1] that a controlled unitary operation can be realized
with at most six elementary gates, that is, given a unitary 2× 2 matrix U ,
there exist unitary matrices A,B,C, and E such that
U
=
E
A B C
(1)
Our main result shows that this implementation is optimal:
Theorem A Suppose that U is a unitary 2× 2 matrix satisfying detU 6= 1,
trU 6= 0, and trUX 6= 0. Then six elementary gates are necessary and
sufficient to implement a controlled-U gate.
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Notations. We use the following abbreviations throughout this paper:
H =
1√
2
(
1 1
1 −1
)
, X =
(
0 1
1 0
)
, Z =
(
1 0
0 −1
)
.
We denote by C the field of complex numbers, and by R the field of real
numbers. We will say that a unitary matrix U is generic if and only if the
conditions detU 6= 1, trU 6= 0, and trUX 6= 0 are satisfied. Notice that the
inverse U † of a generic unitary matrix U is again generic.
Theorem A gives a sharp lower bound on the number of elementary
gates that are needed to implement a generic controlled-U operation. The
non-generic case is discussed in Theorem B in Section 3.
2 Proof of Theorem A
We will show that any implementation of a generic controlled-U operation
requires at least six elementary gates. We classify the possible implementa-
tion in terms of the number of controlled-not operations used. We will use
entanglement properties to rule out various potential implementations. The
following simple fact will turn out to be particularly helpful:
Lemma 1 Let |ψ〉, |φ〉 be nonzero elements of C2. The input |ψ〉 ⊗ |φ〉 to
a controlled-U gate will produce an entangled output state if and only if |φ〉
is not an eigenvector of U and |ψ〉 = a|0〉+ b|1〉 with a, b 6= 0.
Proof. The input |ψ〉 ⊗ |φ〉 = (a|0〉 + b|1〉) ⊗ |φ〉 to the controlled-U gate
produces the result
|rout〉 = a|0〉 ⊗ |φ〉+ b|1〉 ⊗ U |φ〉
Denote by |φ⊥〉 a nonzero vector in C2 satisfying 〈φ⊥|φ〉 = 0. Consequently,
U |φ〉 = c|φ〉 + d|φ⊥〉 with c, d ∈ C, and d 6= 0. Therefore, the output state
|rout〉 can be expressed in the form
|rout〉 = a |0〉 ⊗ |φ〉+ bc |1〉 ⊗ |φ〉+ bd |1〉 ⊗ |φ⊥〉 (2)
with a, b, d 6= 0. Seeking a contradiction, we assume that |rout〉 is not
an entangled state. This would mean that there exist complex coefficients
α, β, γ, δ such that
|rout〉 = (α|0〉 + β|1〉) ⊗ (γ|φ〉 + δ|φ⊥〉)
= αγ|0〉 ⊗ |φ〉+ αδ|0〉 ⊗ |φ⊥〉+ βγ|1〉 ⊗ |φ〉+ βδ|1〉 ⊗ |φ⊥〉.
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Comparing coefficients with (2) shows that αδ = 0, hence α or δ has to be
zero. Either choice leads to a contradiction.
On the other hand, if |ψ〉 is a multiple of |0〉 or of |1〉 or if |φ〉 is an
eigenvector of U , then it follows from the definitions that the output of the
controlled-U gate will not be entangled. ✷
Corollary 2 Assume that |φ〉 is an eigenvector of U with eigenvalue λφ,
and a state |ψ〉 ∈ C2. If we input |ψ〉 ⊗ |φ〉 to the controlled-U gate, then
the output is of the form diag(1, λφ)|ψ〉 ⊗ |φ〉. In particular, the output is
not entangled.
Another simple consequence of this lemma is that a controlled-U gate is
able to produce an entangled output state from some input state |ψ〉 ⊗ |φ〉,
as long as U is not a multiple of the identity matrix. Any matrix U with
tr(UX) 6= 0 satifies this condition. In particular, we need at least one
controlled-not gate to implement a controlled-U gate with tr(UX) 6= 0.
One Controlled-Not Gate. We consider now possible implementations
of a generic controlled-U gate with only one controlled-not gate and some
single qubit gates. Recall that it is possible to switch the control and the
target qubit of a controlled-not gate by conjugation with Hadamard matrices
H:
=
H
H
H
H
(3)
Therefore, we can assume without loss of generality that the controlled-U
gate is expressed in the following form:
U
=
A1
B1
A2
B2
(4)
Lemma 3 The unitary matrices A1, A2 used in the single qubit gates in (4)
have to be both diagonal or both antidiagonal.
Proof. Suppose that we input |i〉 ⊗ |α〉, where i = 0, 1 and |α〉 is some ar-
bitrary vector in C2 such that B1|α〉 is not an eigenvector of X. Lemma 1
shows that the output of the controlled-U gate is not entangled when pro-
vided with such an input state, since the most significant qubit is not in
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superposition. Notice that the circuit on the right hand side in (4) will pro-
duce an entangled output unless A1 is diagonal or antidiagonal. It follows
that A1 is of the desired form. The same argument applied to the inverse
circuits proves that A2 has to be diagonal or antidiagonal. It is clear that
A1 and A2 are either both diagonal or both antidiagonal, because |00〉 has
to be an eigenstate of the circuit (4). ✷
We can assume that A1 and A2 are diagonal. Indeed, if the Ai’s are
antidiagonal, then we can replace the controlled-not gate in (4) by
=
X
X
X
(5)
Here we used the fact that XA1 and A2X will be both diagonal, when A1, A2
are antidiagonal.
Lemma 4 If trU 6= 0, then the circuit (4) cannot implement a controlled-U
operation.
Proof. The preceding discussion shows that A1 and A2 are both diagonal or
antidiagonal, and we may assume that A1 and A2 are diagonal. Thus, there
exist real numbers ϑ0 and ϑ1 such that A2A1|0〉 = eiϑ0 |0〉 and A2A1|1〉 =
eiϑ1 |1〉. It follows that B2B1 = e−iϑ0I and B2XB1 = e−iϑ1U . Consequently,
B†1XB1 = e
i(ϑ0−ϑ1)U , which implies trU = 0. Therefore, it is in general not
possible to implement a controlled-U operation with one controlled-not gate
and several single qubit gates. ✷
Two Controlled-Not Gates. Assume that we have now two controlled-
not gates and several single qubit gates at our disposal. This allows to
express the controlled-U gate in the form
U
=
A1
B1
A2
B2
A3
B3
(6)
In fact, any implementation of a controlled-U gate with two controlled-not
gates can be reduced to this form. Indeed, it is possible to swap the control
and target qubits of a controlled-not gate by conjugation with Hadamard
gates, as we have seen in our discussion of the previous case. We will see
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what kind of properties have to be satisfied by the matrices Ai and Bi. The
following Lemmas will prepare us to prove Proposition 13.
We say that a unitary 2×2 matrix V is sparse if and only if V is diagonal
or antidiagonal.
Lemma 5 If the matrix A1 in (6) is sparse, then A2, A3 are sparse as well.
Proof. Suppose that A1 is diagonal. Choose a state |0〉 ⊗B†1B†2|ψ〉 as input,
where |ψ〉 is not an eigenstate of X. Notice that a controlled-U operation
leaves the input |0〉 ⊗ |ψ〉 invariant. Consider now the evolution of the
input state through the circuit on the right hand side of (6). Because A1
is diagonal, the resulting state after the first controlled-not operation is
α|0〉 ⊗ B†2|ψ〉, where α is a scalar phase factor. Applying the single qubit
operations A2 and B2 yields αA2|0〉 ⊗ |ψ〉. Lemma 1 shows that the output
after the second controlled-not operation will be entangled, unless A2 is
sparse. Therefore, A2 has to be sparse. Thus, the state after the second
controlled-not is of the form β|i〉⊗|ψ′〉, where β is some phase factor, i = 0, 1,
and |ψ′〉 is some element of C2. Hence A3 has to map |i〉 to |0〉, up to a
phase factor, i.e., A3 has to be sparse.
If A1 is antidiagonal, then we can use the identity (5) to replace the
antidiagonal matrix A1 by the diagonal matrix XA1, which allows us to
conclude that A2X, hence A2, and A3 are sparse. ✷
Lemma 6 Suppose that U is not a multiple of the identity matrix. If A1 in
the circuit (6) is not sparse, then A2, A3 are not sparse either.
Proof. Assume that the input state is of the form A†1|0〉 ⊗ |ψ〉, where |ψ〉 is
not an eigenvector of U . Since A1 is not sparse, A
†
1|0〉 = a|0〉 + b|1〉 with
a, b 6= 0. Therefore, the input A†1|0〉 ⊗ |ψ〉 to the controlled-U operation will
yield an entangled output state, according to Lemma 1.
On the other hand, consider the right hand side of (6). The input state
A†1|0〉 ⊗ |ψ〉 produces after the first controlled-not gate a state of the form
|0〉 ⊗ B1|ψ〉. The input to the second controlled-not gate is then A2|0〉 ⊗
B2B1|ψ〉. Lemma 1 shows that the output of the second controlled-not
operation cannot be entangled, unless A2 is not sparse. Therefore, A2 is not
sparse. However, A3 cannot be sparse either, because this would imply that
A2 and A1 are sparse, as can be seen by applying Lemma 5 to the inverse
circuit. ✷
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Lemma 7 Let U be a unitary 2× 2 matrix. Assume that A1, A2, A3 in (6)
are sparse. If trU 6= 0, then B2 6= H. If tr(UX) 6= 0, then none of the
matrices B1, B2, B3 can be equal to an identity matrix, and B1, B3 cannot
both be equal to H.
Proof. Comparing the result of the inputs |0〉 ⊗ |ψ〉 and |1〉 ⊗ |ψ〉 on the left
and right hand side of (6) yields
eiθ0I = B3X
kB2X
ℓB1, (7)
eiθ1U = B3X
1−kB2X
1−ℓB1, (8)
for some k, ℓ ∈ {0, 1}. Notice that equation (7) implies B2 = eiθ0XkB†3B†1Xℓ.
Substituting B2 in (8) yields
U = ei(θ0−θ1)B3XB
†
3B
†
1XB1. (9)
Step 1. We show that Bi 6= I for i = 1, 2, 3:
i) Suppose that B1 = I. Equation (9) implies tr(UX) = 0, contradicting
our assumptions.
ii) Suppose that B2 = I. Equations (7) and (8) then imply U = e
i(θ0−θ1)I,
thus tr(UX) = 0, which contradicts our assumptions.
iii) Suppose that B3 = I. Equation (9) implies tr(XU) = 0, whence
tr(UX) = 0. This contradicts our assumptions.
Step 2. We show that B2 6= H. Seeking a contradiction, we suppose that
B2 = H. From (7) and (8), U = e
i(θ0−θ1)B3X
1−kZXkB†3, which implies
tr(U) = 0. Contradiction.
Step 3. The case B1 = B3 = H immediately leads to a contradiction,
because (9) would imply U = ei(θ0−θ1)I, and thus tr(UX) = 0. ✷
Lemma 8 If detU 6= 1, then at least one of the matrices Ai in (6) is not
equal to the identity matrix.
Proof. Seeking a contradiction, we assume that A1, A2, A3 are identity ma-
trices. It follows at once that B3B2B1 = e
iφI, and B3XB2XB1 = e
iφU ,
hence detU = 1. It follows that one of the matrices Ai has to differ from
the identity matrix. ✷
Lemma 9 If the matrices A1, A2, A3 in (6) are not sparse, then B2 6= H
and B†1|ω0〉 and B†1|ω1〉 are eigenvectors of U , where
|ω0〉 = (|0〉 + |1〉)/
√
2 and |ω1〉 = (|0〉 − |1〉)/
√
2
are eigenvectors of X.
6
Proof. Consider the input |i〉 ⊗ B†1|ωk〉, with i, k = 0, 1. Note that the
controlled-U operation does not produce an entangled output state when
provided with such an input. On the other hand, consider the evolution of
these states in the circuit (6). The first two single qubit operations yield
the state A1|i〉 ⊗ |ωk〉. The controlled-not operation produces the state
ZkA1|i〉⊗ |ωk〉, where we have used the fact that |ωk〉 is an eigenvector of X
with eigenvalue (−1)k. The result of the next two single qubit operations is
then A2Z
kA1|i〉⊗B2|ωk〉. Notice that the matrix A2ZkA1 cannot be sparse,
because this would imply that A3 is sparse. In other words, the input to
the second controlled-not gate is a state of the form (ai|0〉+ bi|1〉)⊗B2|ωk〉
with ai, bi 6= 0. Since the circuit implements a controlled-U operation, this
gate should not produce an entangled output state. Therefore, B2|ωk〉 has
to be an eigenvector of X. However, this means that the input |ψ〉⊗B†1|ωk〉
to (6) does not get entangled for arbitrary states |ψ〉. Consequently, B†1|ωk〉
has to be an eigenvector of U by Lemma 1.
The previous discussion showed that B2|ωk〉, k = 0, 1, has to be an
eigenvector of X, i.e., is mapped to a multiple of |ωℓ〉 for ℓ = 0, 1. In
particular, B2 cannot be the Hadamard matrix H. ✷
Lemma 10 If the matrices A1, A2, A3 in the circuit (6) are all nonsparse,
then either A3A2A1 or A3ZA2A1 is a diagonal matrix. In particular, it is
not possible that Ai = Ai+1 = H for i = 1, 2.
Proof. Recall that B†1|ω0〉 is an eigenstate of U , where |ω0〉 = (|0〉+ |1〉)/
√
2,
as is shown in Lemma 9. The circuit on the right hand side of (6) maps the
input |0〉⊗B†1|ω0〉 to A3ZℓA2A1|0〉⊗B3B2|ω0〉, where ℓ = 0 if B2 maps |ω0〉
to a multiple of itself, and ℓ = 1 otherwise. Comparing this state with the
supposed output state |0〉 ⊗ B†1|ω0〉 shows that A3ZℓA2A1|0〉 coincides, up
to a phase factor, with |0〉. Hence A3ZℓA2A1 has to be a diagonal unitary
matrix. The second statement is obvious. ✷
Lemma 11 Let U be a unitary 2×2 matrix with tr(UX) 6= 0. If A1, A2, A3
in (6) are not sparse, then B1, B2, B3 6= H, and at least one of the matrices
B1, B2, B3 differs from the identity matrix.
Proof. Let |ω0〉 = (|0〉+|1〉)/
√
2 and |ω1〉 = (|0〉−|1〉)/
√
2. Lemma 9 showed
that B†1|ω0〉 and B†1|ω1〉 are eigenvectors of U , that is, UB†1|ωk〉 = αkB†1|ωk〉
for k = 0, 1. Hence B1UB
†
1 = H diag(α0, α1)H. The choice B1 = H would
force U to be diagonal, which would contradict tr(UX) 6= 0. The same
argument applied to the inverse circuit proves B3 6= H. We already know
that B2 6= H by Lemma 9.
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Seeking a contradiction, we assume that B1 = B2 = B3 = I. A potential
implementation of the controlled-U gate is given by:
U
=
A1 A2 A3
(10)
The choice B1 = I implies U = B1UB
†
1 = H diag(α0, α1)H, according
to our discussion above. This special form of U shows that |ω0〉 and |ω1〉
are eigenvectors of U corresponding to the eigenvalues α0 and α1. If we
input a state |ψ〉⊗ |ω0〉, then Corollary 2 shows that A3A2A1 = diag(1, α0).
Similarly, we obtain A3ZA2ZA1 = diag(1, α1), considering input states of
the form |ψ〉 ⊗ |ω1〉.
The determinants of A3A2A1 and A3ZA2ZA1 are the same, hence α0
has to coincide with α1. However, this implies that U is diagonal, because
U = Hdiag(α0, α1)H = diag(α0, α0), whence tr(UX) = 0. Therefore, at
least one of the matrices Bi has to differ from the identity matrix. ✷
Lemma 12 If detU 6= 1, then the circuit (11) cannot implement a controlled-
U gate.
B1
C
B3
(11)
Proof. Transforming (11) into the form (6) yields A1 = H, A2 = HCH,
and A3 = H. Lemma 10 shows that A3Z
ℓA2A1 = diag(α0, α1), with ℓ = 0.
Therefore, C = diag(α0, α1). A diagonal matrix C satisfies
C
=
C
It follows that the circuit (11) can be written in the form (6) with Ai = I
for i = 1, 2, 3. This contradicts Lemma 8. ✷
Proposition 13 Suppose that U is a unitary 2×2 matrix satisfying trU 6= 0
and tr(UX) 6= 0. Any implementation of a controlled-U gate with two
controlled-not gates and some single qubit gates needs at least a total of six
gates provided that detU 6= 1, and at least a total of five gates otherwise.
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Proof. Suppose we are given a fixed control-U gate. The implementations
of a controlled-U gate with two controlled not gates and single qubit gates
can be classified according to the positions of the target qubits of the two
controlled-not gates. We will show that any of the four implementation
types will require at least six elementary gates.
Case 1. Suppose that the target bit of both controlled-not operations is the
least significant bit, as shown in (6).
Suppose that A1 is sparse. We know from Lemma 7 that none of the
matrices Bi, i = 1, 2, 3, can be an identity matrix, whence we have a total
of five or more gates. If detU 6= 1, then Lemma 8 shows that at least one
of the matrices Ai is not the identity matrix, giving an additional gate.
Suppose that A1 is not sparse. Then A2 and A3 are not sparse either,
by Lemma 6. We know from Lemma 11 that at least one of the matrices
B1, B2, B3 is not an identity matrix, whence we have a total of at least six
gates.
Case 2. Suppose that the first controlled-not gate acts on the most signifi-
cant bit and the second controlled-not gate acts on the least significant bit.
So the circuit is of the form:
C1
D1
C2
D2
C3
D3
=
HC1
HD1
C2H
D2H
C3
D3
(12)
We use the circuit on the right hand to show that the circuit on the left
hand side cannot have less than six elementary gates.
Assume that HC1 is sparse. Then C2H has to be sparse as well, hence
C1 and C2 cannot be identity matrices. Lemma 7 shows that D3 6= I and
D2H 6= H, hence D2 6= I. Thus we have at least six elementary gates.
Assume that HC1 is not sparse. Then C3 cannot be sparse. Either C1
or C2 has to differ from the identity matrix, because Lemma 10 shows that
HC1 and C2H cannot both be equal to H. Lemma 11 shows that HD1 6= H
and D2H 6= H, hence D1,D2 6= I. Thus we have at least six elementary
gates.
Case 3. Suppose that the first controlled-not gate acts on the least significant
bit and the second controlled-not gate acts on the most significant bit. The
inverse circuit cannot implement a controlled-U † operation with less than
six elementary gates, because it is of the form discussed in Case 2.
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Case 4. Finally, suppose that the target qubit of both controlled-not gates
is the most significant qubit. Thus, the circuit is of the form
C1
D1
C2
D2
C3
D3
=
HC1
HD1
HC2H
HD2H
C3H
D3H
(13)
Assume that HC1 is sparse, then C3H is sparse as well, thus C1, C3 6= I.
Either D1 or D3 differs from the identity, because Lemma 7 shows that HD1
and D3H cannot both be equal to H. Futhermore, Lemma 7 shows that
HD2H 6= I, hence D2 6= I. Therefore, we have at least six gates.
Assume that HC1 is not sparse. Lemma 11 shows that HD1 6= H and
D3H 6= H holds. Therefore D1,D3 6= I. Lemma 6 shows that HC2H
cannot be sparse, hence C2 6= I. Therefore, we have at least five gates. If
detU 6= 1, then D1, C2,D3 cannot be the only nontrivial single qubit gates,
as Lemma 12 shows, proving that we have at least six elementary gates in
that case. ✷
More than Two Controlled-Not Gates. Although it is undesirable to
use more than two controlled-not gates, we need to show (for mathematical
completeness) that implementations of a controlled-U gate with three or
more controlled-not gates cannot reduce the total number of elementary
gates. Fortunately, it turns out that the proof of this case is much simpler,
because an implementation with five or fewer gates can then have at most
two single qubit gates. Thus, the circuit can be expressed in the following
form:
U
= P1
A1−a
Aa
P2
B1−b
Bb
P3
(14)
where a, b ∈ {0, 1} determine the target bit of the single qubit gates A and B,
respectively. The Pi implement permutations of the basis vectors realized
by controlled-not operations.
We collect some general observations about implementations of controlled-
U gates with at most two single qubit gates in Lemma 14–16. It is then
shown in Lemma 17–19 that an implementation of a controlled-U operation
with three controlled-not gates and at most two single qubit gates cannot
exist, when trU 6= 0 and tr(UX) 6= 0. The remaining cases are simple
consequences of Lemma 14.
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Lemma 14 Let U be a unitary 2 × 2 matrix. Suppose that there exists an
implementation of the controlled-U gate with two single qubit gates A and B,
and some controlled-not gates. Then A is sparse if and only if B is sparse.
Proof. The input |00〉 remains unchanged by a controlled-U operation. If A
is sparse, then the state after P2 is of the form α|b1b0〉, with b1, b0 = 0, 1. This
state has to be mapped by B to a state of the form |c1c0〉, with c1, c0 = 0, 1.
Thus, B has to be sparse. The same argument applied to the inverse circuit
shows that if B is sparse, then A has to be sparse as well. ✷
Lemma 15 Let U be a unitary 2 × 2 matrix. Suppose that there exists an
implementation of the controlled-U gate with two single qubit gates A and
B, and some controlled-not gates. If trU 6= 0 and tr(UX) 6= 0, then A and
B cannot be sparse.
Proof. If A and B are sparse, then the circuit (14) implements a monomial
matrix. This would imply that U is sparse, contradicting either trU 6= 0 or
tr(UX) 6= 0. ✷
Denote by c(Pi) the number of controlled-not gates used to realize the
permutation Pi in (14).
Lemma 16 Let U be a unitary 2× 2 matrix. If trU 6= 0 and tr(UX) 6= 0,
then c(P2) > 0 in the circuit (14).
Proof. If c(P2) = 0, then (14) implies
P †
1
U
P †
3 =
A1−a
Aa
B1−b
Bb
(15)
The state input |00〉 will not be changed by the circuit on the left hand side,
because P †1 and P
†
3 are merely sequences of controlled-not gates. On the
other hand, if a 6= b, then the circuit on the right hand side would map |00〉
to a superposition of base states, because A and B are not sparse. Thus,
a = b, and BA has to be a diagonal matrix. However, this would imply
that (14) is realizing a monomial matrix, which contradicts trU 6= 0 or
tr(UX) 6= 0. Therefore, c(P2) cannot be zero. ✷
11
Three Controlled-Not Gates. We assume now that three controlled-
not gates are used in the circuit (14), that is, c(P1) + c(P2) + c(P3) = 3 and
0 ≤ c(Pi) ≤ 3. We may assume without loss of generality that c(P1) ≥ c(P3),
for otherwise we can consider the inverse circuits. Consequently, c(P3) is
either 0 or 1. In Lemma 18 we consider the case c(P3) = 1, and in Lemma 19
the case c(P3) = 0.
Lemma 17 Let U be a unitary 2× 2 matrix. If trU 6= 0 and tr(UX) 6= 0,
then c(P2) < 3 in the circuit (14) with three controlled-not gates.
Proof. Seeking a contradiction, suppose that c(P2) = 3. The three controlled-
not operations in P2 must have alternating target qubits, because otherwise
it would be possible to reduce the number of controlled-not gates. Therefore,
the circuit (14) can be rewritten in the form:
A1−a
Aa
B1−b
Bb
(16)
Clearly, this circuit is not able to realize a controlled-U operation, because
it cannot entangle any unentangled input state. ✷
Lemma 18 Let U be a unitary matrix with trU 6= 0 and tr(UX) 6= 0.
If c(P3) = 1, then the circuit (14) with three controlled-not gates cannot
implement a controlled-U operation.
Proof. We have c(P1) ≥ c(P3) and c(P2) > 0, hence c(Pi) = 1 for i = 1, 2, 3.
The target bit of the controlled-not gate in P1 (or P3) cannot be the least
significant bit, because this would imply that there exists an implementation
of a controlled-XU (or a controlled-UX) gate with two controlled-not gates
and at most four elementary gates. Proposition 13 shows that this is not
possible. Therefore, the circuit has to be of the form:
U
=
A1−a
Aa
P2
B1−b
Bb
(17)
Regardless of the target bit of the controlled-not gate in P2, we get
U
=
C1
D1
C2
D2
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for some unitary matrices C1, C2,D1,D2. If we input |10〉, then the circuit
on the left hand side produces an entangled output state. This means D1
has to be nonsparse, and C1|0〉 cannot be an eigenstate of X. The input
|00〉 will not produce an entangled state in the circuit on the left hand side,
but produces an entangled state on the right hand side. ✷
Lemma 19 Suppose that U is a unitary 2 × 2 matrix satisfying trU 6= 0
and trUX 6= 0. If c(P3) = 0 then the circuit (14) with three controlled-not
gates cannot implement a controlled-U gate.
Proof. Since c(P3) = 0 and c(P2) = 1, 2, we have c(P1) = 2, 1, respectively.
Therefore, the circuit is of the form
U
= P1
A1−a
Aa
P2
B1−b
Bb
(18)
The permutation P1 is of the form
P1 = or
(19)
because otherwise it would be possible to realize a controlled-XU operation
with less than five operations, which contradicts Proposition 13. Notice that
Aa
A1−a
=
A1−a
Aa
We will take advantage of this identity to derive the desired contradiction.
Realizing that
= and =
we find that the circuit (18) can be re-written in the form
U
=
Aa
A1−a
P2
B1−b
Bb
(20)
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or
U
=
Aa
A1−a
P2
B1−b
Bb
(21)
depending on the form of P1 shown in (19), respectively. The circuits (20)
and (21) can both be simplified to contain at most five elementary gates,
by reducing the combination of the swap operation with P2 to merely 1 and
2 controlled-not gates, respectively. This would imply that the controlled-
XU gate can be realized with at most four elementary gates, contradicting
Proposition 13. ✷
Proposition 20 Let U be a unitary matrix with trU 6= 0 and tr(UX) 6= 0.
It is impossible to implement a controlled-U gate with two or fewer single
qubit gates and three controlled-not gates.
Proof. This follows from Lemma 18–19. ✷
Four or more Controlled-Not Gates. If we have more than three
controlled-not gates, then an implementation with less than six elementary
gates is not possible, because of Lemma 15.
Summary. We have shown that a generic controlled-U gate cannot be
implemented with less than six elementary gates. In fact, we could rule out
implementations based on a single controlled-not gate. Implementations
with two controlled-not gates are possible, but at least four single qubit
gates are necessary. The previous discussion showed that this gate count
cannot be improved by implementations based on three or more controlled-
not gates. This concludes the proof of Theorem A. ✷
3 Further Ramifications
Letm(U) denote the minimal number of elementary gates that are needed to
implement a controlled-U gate. We know from [1] that m(U) ≤ 6. We have
shown in the previous section that m(U) = 6 provided that U is generic.
We will show next that m(U) ≤ 5 when U is not generic.
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Theorem B Let U be a unitary 2×2 matrix. Let φ and φ0 be real numbers
in the range 0 < φ < 2π and 0 ≤ φ0 < 2π.
a) If U = I, then m(U) = 0.
b) If U = eiφI, then m(U) = 1.
c) If U = X, then m(U) = 1.
d) If U = eiφX, then m(U) = 2.
e) If U = eiφ0Z, then m(U) = 3.
f) If trU = 0, detU = −1, U 6= ±X, then m(U) = 3.
g) If trU = 0, detU 6= −1, U 6= eiφ0X, U 6= eiφ0Z, then m(U) = 4.
h) If trUX = 0, trU 6= 0, detU = 1, U 6= ±I, then m(U) = 4.
i) If trUX = 0, trU 6= 0, detU 6= 1, U 6= eiφ0I, then m(U) = 5.
j) If detU = 1, trU 6= 0, trUX 6= 0, then m(U) = 5.
Theorem B captures all non-generic cases. The upper bounds on the number
of gates are straightforward to see with the help of Table 1.
Case Form Circuit
if trU = 0 U = eiφPXP †
E
P † P
(C1)
else if tr(UX) = 0 U = eiφPXP †X
E
P † P
(C2)
else if detU = 1 U = CXBXA
A B C
(C3)
else U = eiφCXBXA
E
A B C
(C4)
Table 1: Quantum circuits for the implementation of controlled-U gates.
We formally prove tight upper bounds on m(U) in the following simple
Lemma.
Lemma 21 The number m(U) of elementary gates given in the statement
of Theorem B are sufficient to realize the corresponding controlled-U gates.
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Proof. The cases a)–c) of Theorem B are obvious.
Case d) If U = eiφX, then the circuit (C1) in Table 1 with P = I and
E = diag(1, eiφ) implements a controlled-U gate, hence m(U) ≤ 2.
Case e) If U = eiφ0Z, then
U
=
A H H
=
HA H
with A = diag(1, eiφ0), hence m(U) ≤ 3.
Cases f, g) If trU = 0, then U is of the form U = eiφPXP †. Therefore,
circuit (C1) of Table 1 with E = diag(1, eiφ) shows that m(U) ≤ 4, which
proves the upper bound of g). If in addition detU = −1, then E = I in
(C1), whence m(U) ≤ 3.
Cases h, i) If tr(UX) = 0, then the matrix U is of the form U = eiφPXP †X
for some unitary matrix P , and φ ∈ R. Let E = diag(1, eiφ). The circuit
(C2) in Table 1 shows that m(U) ≤ 5, proving the upper bound of i). If in
addition detU = 1, then necessarily E = I, hence m(U) ≤ 4, proving the
upper bound of h).
Case j). If detU = 1, then it is possible to realize the controlled-U gate in
the form (C3), as was shown in [1], hence m(U) ≤ 5. ✷
It remains to prove the lower bounds on m(U). The following lemma
allows to prove the cases a)–f):
Lemma 22 Suppose that U is a unitary 2 × 2 matrix. If the controlled-U
gate can be implemented with one single qubit gate A and some controlled-
not gates, then U has to be of the form U = eiφI or U = eiφX for some
φ ∈ R. Furthermore, A has to be diagonal and can be assumed to be of the
form A = diag(1, eiφ).
Proof. The controlled-U gate is realized by a circuit of the form
U
= P1
A1−a
Aa
P2
where P1 and P2 are permutations realized by controlled-not operations, and
the target bit of A is selected by a ∈ {0, 1}. The state |00〉 remains invariant
under the action of a controlled-U gate. Since P1|00〉 = |00〉 = P †2 |00〉, it
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follows that (Aa ⊗A1−a)|00〉 = |00〉, whence A has to be a diagonal matrix.
By multiplying with an irrelevant global phase factor, we can assume that
A is of the form A = diag(1, eiφ). Notice that the phase of exactly two out
of the four computational base states are changed to eiφ by A, hence U has
to be of the stated form. ✷
Lemma 23 Parts a)–f) of Theorem B hold.
Proof. It is clear that no gate is needed to implement a controlled-identity
gate, whence a) holds. In b), only one phase gate is needed to affect the
phase change, hence b) is true. At least one controlled-not gate is needed in
the cases c)–f), because U has two different eigenvalues a and −a. We have
m(U) ≥ 2 in cases d)–f), because U 6= X. If U = eiφX, then m(U) = 2 by
Lemma 21, which proves d).
We have U = eiφ0Z in case e). This gate can affect a phase change, hence
at least one single qubit gate is needed. Lemma 22 shows that circuits with
one single qubit gate and controlled-not gate cannot implement U = eiφ0Z.
Therefore, another single qubit gate is needed, that is,m(eiφ0Z) ≥ 3, whence
m(eiφ0Z) = 3 by Lemma 21.
In case f), U is a unitary matrix with trU = 0, detU = −1, and
U 6= ±X. We know that m(U) ≥ 2. Two controlled-not gates cannot
implement such a gate because of the determinant condition. Lemma 22
shows that a single qubit gate and a controlled-not gate cannot implement U .
Therefore, m(U) ≥ 3, hence m(U) = 3 by Lemma 21. ✷
The remaining cases need a little bit more work. The next lemma gives
some partial information about circuit with two single qubit gates and some
controlled-not gates. Lemma 14 showed that A and B are either both sparse
or both non-sparse. The sparse case is covered by the following lemma:
Lemma 24 Suppose that U is a unitary 2 × 2 matrix. If the controlled-U
gate can be implemented with two sparse single-qubit gates A and B, and
some controlled-not gates, then the matrix U has to be of the form U = eiφI,
U = eiφX, U = diag(eiφ, e−iφ), or U = antidiag(eiφ, e−iφ), where φ ∈ R.
Proof. Since the matrices A and B are sparse, U has to be sparse as well,
that is, U = diag(eiφ1 , eiφ2) or U = antidiag(eiφ1 , eiφ2).
Suppose that A or B is of the form eiφI, φ ∈ R. Such a gate affects only
a global phase change, and thus may be deleted. It follows from Lemma 22
that U is of the desired form.
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Suppose that A and B are not multiples of the identity matrix. We
may multiply A and B with global phase factors without changing the func-
tionality of the circuit. Therefore, we can assume that A and B are of
the form A = Xadiag(1, eiφA) and B = diag(1, eiφB )Xb for some a, b ∈
{0, 1}, and 0 < φA, φB < 2π. Consider the four computational base states
B = {|00〉, |01〉, |10〉, |11〉} as inputs to our circuit. The circuit realizes a
monomial matrix, because A and B are sparse. Therefore, ignoring or-
der, the output of these four input states is given by a set of four states
{α|00〉, β|01〉, γ|10〉, δ|11〉} with phase factors α, β, γ, δ. Since the circuit re-
alizes a controlled-U operation with sparse U , the multiset of these four
phase factors should be of the form PU = {1, 1, eiφ1 , eiφ2}.
Notice that A and B each affect a phase change in exactly two of the
four computational base states. During the evolution of a input state from
B, the state might be multiplied by phases eiφA and eiφB . If we record the
combinatorial possibilities, then the multiset of phase factors {α, β, γ, δ} can
be of the form:
a) {eiφA , eiφA , eiφB , eiφB}, provided A and B affect disjoint inputs,
b) {1, eiφA , eiφB , ei(φA+φB)}, provided a single input is affected by A and B,
c) {1, 1, ei(φA+φB), ei(φA+φB)}, provided A,B affect the same two inputs.
We compare these multisets with PU to derive some constraints about U .
It is clear that case a) cannot occur, because eiφA , eiφB 6= 1. In case b), we
necessarily have φA = −φB , therefore U is of the form U = diag(eiφA , e−iφA)
or U = antidiag(eiφA , e−iφA). In case c), it follows that U is of the form
U = eiφI or U = eiφX with φ = φA + φB . ✷
Remark 25 Suppose that a unitary matrix U is of the form U = eiφX,
U = eiφI, U = diag(eiφ, e−iφ), or U = antidiag(eiφ, e−iφ). Notice that
i) if tr(U) = 0, then U = eiφX, U = ±iZ, or U = antidiag(eiφ, e−iφ),
ii) if tr(U) 6= 0, then U = eiφI, or U = diag(eiφ, e−iφ).
The following lemma proves case g) of Theorem B:
Lemma 26 Suppose that U is a unitary 2 × 2 matrix. If tr(U) = 0,
det(U) 6= −1, U 6= eiφX, and U 6= eiφZ, then m(U) = 4.
Proof. Seeking a contradiction, we assume that m(U) ≤ 3. The condition
trU = 0 implies that U 6= eiφI, i.e., at least one controlled-not gate is needed
in the implementation.
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Suppose that at least two controlled-not gates are used in the imple-
mentation. This means that at most one single qubit gate can be used.
Lemma 22 shows that U would have to be of the form U = eiφX, contra-
dicting the assumptions. Therefore, the potential implementation of U must
have one controlled-not gate.
Suppose now that one controlled-not gate and at most two single qubit
gates A and B are used in the implementation. The matrices A and B are
either both sparse or both not sparse by Lemma 14.
Case 1. Assume that A and B are sparse. Then U has to be sparse.
According to Lemma 24 and Remark 25 the matrix U would have to be of
the form U = eiφX, U = ±iZ or U = antidiag(eiφ, e−iφ). None of these
matrices satisfies the assumptions of the lemma, contradiction.
Case 2. Suppose now that A and B are not sparse. If the controlled-not
gate has the same target bit as the controlled-U gate, then the circuit is of
the form (4). Lemma 3 shows that A1 and A2 are sparse. It follows that
the circuit has to be of the form
A B
This implies BA = eiφI and BXA = eiφU , whence detU = −1, contradict-
ing the assumptions.
Assume now that target bit of the controlled-not gate is the most signif-
icant bit. One easily sees that the two single qubit gates have to act on the
most significant bit as well, i.e., the circuit is of the form
A B
=
H
HA
H
BH
It follows from Lemma 3 that HA and BH are sparse, whence A and B
are both not sparse. Notice that |0〉, |1〉 are eigenvectors of U , say with
eigenvalues α0, α1, respectively. Corollary 2 shows that BA = diag(1, α0),
and BXA = diag(1, α1). Comparing determinants shows that α2 = −α1.
This implies that U is of the form U = diag(α1, α2) = α1Z, contradicting
the assumptions.
Therefore, we can conclude that m(U) ≥ 4. We obtain m(U) = 4 with
Lemma 21. ✷
We proceed with the proof of case h) of Theorem B.
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Lemma 27 Let U be a unitary 2 × 2 matrix. If tr(UX) = 0, trU 6= 0,
detU = 1, U 6= ±I, then m(U) = 4.
Proof. Seeking a contradiction, we assume that m(U) ≤ 3. Lemma 4 shows
that more than one controlled-not gate has to be used in the implementation
of the controlled-U gate. We cannot have an implementation with three
controlled-not gates, because the matrix corresponding to this circuit would
have determinant −1. In the remaining case, one single qubit gate and two
controlled-not gates are used for the implementation. Lemma 22 shows that
a solution U with detU = 1 would have to be of the form U = ±I or
U = −X, all of which contradict the assumptions. We can conclude that
m(U) ≥ 4, hence m(U) = 4 by Lemma 21. ✷
The next lemma covers case i) of Theorem B.
Lemma 28 Suppose that U is a unitary 2× 2 matrix satisfying tr(U) 6= 0,
detU 6= 1, U 6= eiφI, and tr(UX) = 0. Then five elementary gates are
necessary and sufficient to implement such a controlled-U gate.
Proof. Seeking a contradiction, we assume that m(U) ≤ 4.
Case 1. Suppose that the implementation uses at least three controlled-not
gates. According to Lemma 22, U would have to be of the form U = eiφI
or U = eiφX, which contradicts the assumptions U 6= eiφ and tr(U) 6= 0.
Case 2. Suppose that only one controlled-not gate is used in the implemen-
tation of the controlled-U gate. It follows that trU = 0 by Lemma 4. This
contradicts the assumption trU 6= 0.
Case 3. Suppose that two controlled-not gates and at most two single qubit
gates A and B are used in the implementation of the controlled-U gate.
We know from Lemma 14 that A and B are either both sparse or both not
sparse.
Case 3.1. Suppose that A and B are both sparse. It follows from Lemma 24
and Remark 25 that U has to be of the form U = eiφI or U = diag(eiφ, e−iφ),
which contradicts the assumptions U 6= eiφI and detU 6= 1.
Case 3.2. Suppose that A and B are both not sparse. We distinguish four
different cases, depending on the target bit of the two controlled-not gates.
Case ↓↓. Suppose that the target bit of both controlled-not gates is the
least significant bit. It follows from Lemma 6 and Lemma 7 that the single
qubit gates have to act on the least significant bit as well. Assume without
loss of generality that the control-U operation is implemented by a circuit
of the form
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U
=
A B
Comparing the result of the input |0〉⊗|ψ〉 and |1〉⊗|ψ〉 shows that eiθI = BA
and eiθU = XBXA. Comparing determinants yields detU = 1, which
contradicts our assumptions.
Case ↑↑. Suppose that the most significant bit is the target bit of both
controlled-not gates. There must be a single qubit gate, say B, on the most
significant bit between the two controlled-not gates, because of Lemma 6.
The other single quantum bit gate has to be on the most significant bit as
well, in order to map |00〉 to |00〉.
Therefore, we may assume without loss of generality that the circuit is
of the form
U
!
=
A B
Notice that |0〉, |1〉 are eigenvectors of U , say with eigenvalues α0, α1, respec-
tively. Corollary 2 shows that BA = diag(1, α0), and XBXA = diag(1, α1).
Comparing determinants shows that α0 = α1. This implies that U is of the
form U = diag(α0, α1) = α0I, contradicting the assumptions.
Cases ↑↓ and ↓↑. Finally, consider the case that the two controlled-not
gates have different target bits. We may assume that the first controlled-not
gate has the most significant bit as target bit. If this is not the case, the we
simply consider the inverse circuit. The circuit is of the general form
U
=
C1
C4
C2
C5
C3
C6
=
HC1
HC4
C2H
C5H
C3
C6
where two of the matrices Ci are given by A and B, and the remaining four
are identity matrices. We use the circuit on the right hand side to derive a
contradiction.
Lemma 7 and Lemma 9 show that C5H 6= H, hence C5 6= I. Conse-
quently, at least one of the matrices C1 or C2 has to be the identity matrix.
Therefore, HC1 or C2H has to be nonsparse, whence C3 is nonsparse by
Lemma 6. It follows that C1 = C2 = C4 = C6 = I. However, we know
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from Lemma 10 that HC1 and C2H cannot both be equal to H, thus it is
impossible that C1 = C2 = I, contradiction.
Therefore, we can conclude that it is impossible to implement a controlled-
U gate withm(U) ≤ 4 operations. It follows from Lemma 21 thatm(U) = 5,
which concludes the proof. ✷
It remains to show case j) of Theorem B:
Lemma 29 Let U be a unitary 2 × 2 matrix. If detU = 1, trU 6= 0, and
tr(UX) 6= 0, then m(U) = 5.
Proof. It is not possible to implement such a controlled-U gate with only
one controlled-not gate, cf. Lemma 4. If two controlled-not gates are used in
the implementation, then Proposition 13 shows that three additional single
qubit gates are necessary.
Assume that m(U) ≤ 4 elementary gates are enough. If three or more
controlled-not gates are used in the implementation, then at most one single
qubit gate can be used. Lemma 22 shows that U would have to be of the
form U = eiφI or U = eiφX, contradicting tr(UX) 6= 0 and trU 6= 0.
Therefore,m(U) ≥ 5. It was shown in [1] thatm(U) ≤ 5 when detU = 1,
which proves the claim. ✷
4 Conclusions
We have derived the minimal number of elementary gates that are necessary
in any implementation of a controlled unitary gate. It would be interesting
to know tight lower bounds for other fundamental constructions of quantum
circuits. In particular, it would be nice to know the minimal number of
elementary gates that are needed to realize doubly controlled-U gates, such
as the Toffoli gate.
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